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compressive strain. A second issue is that a tensile strained-Si
layer grown on a relaxed Si1−yGey buffer is higher in energy
to holes than the relaxed substrate [9][10]. This combined
with the lower effective mass in the vertical direction results
in a larger spread of the wavefunction into the substrate
compared to electrons. It can result in a parasitic channel of
holes in the relaxed Si1−yGey buffer especially if high Ge
contents in the substrate are used to improve the mobility since
then only a thin strained-Si channel can be grown under the
critical thickness. Therefore the use of a buried, compressively
strained-Si1−xGex quantum well may have advantages in
improving the hole mobility in such devices by the use of
the lower effective mass and by conﬁning the holes away from
the Si/SiO2 interface [7][18]. The mobility enhancement in the
strained-Si surface p-MOSFET has been limited to less than
30% for standard virtual substrates with Ge contents of 20%
and below [13][15] with silicon-on-insulator devices required
for any signiﬁcant mobility improvement [17][19].
A number of papers have demonstrated the higher mobility
possible in compressively strained SiGe quantum wells either
in p-MOSFETs or modulation-doped FETs but all have used
low thermal budget processing [20][21][22]. In particular
deposited gate insulators rather than a thermal gate oxide have
frequently been used [20]. We have previously demonstrated
the performance of strained-Si n-MOS transistors fabricated
on top of a buried Si0.7Ge0.3 layer with a Si0.85Ge0.15 virtual
substrate and processed using a high thermal budget 0.25 µm
CMOS process [14]. Signiﬁcant performance enhancements
were demonstrated over bulk Si devices. Very little perfor-
mance degradation was demonstrated with the addition of the
buried Si0.7Ge0.3 layer to the strained-Si n-MOS devices. We
have also demonstrated improved strained-Si p-MOS enhance-
ments with high thermal budget processing using low energy
plasma enhanced chemical vapor deposition virtual substrates
[23]. In this paper we demonstrate p-MOS transistors with a
compressively strained buried Si0.7Ge0.3 channel, grown on
a Si0.85Ge0.15 virtual substrate and processed using the same
high thermal-budget CMOS process as the n-MOS devices
[14]. Enhanced performance over control Si devices of Ion,
transconductance, hole velocity and mobility are observed for
a large range of effective channel length devices. The extracted
effective mobility for the buried channel device is over 40%
greater than the universal mobility curve for bulk Si p-MOS
devices at 0.55 MV/cm vertical effective electric ﬁelds.
II. DEVICE DESIGN AND FABRICATION
The wafers were grown by low pressure chemical vapor
deposition on 100 mm n-type (18-33 Ω-cm) (100) silicon
substrates [24]. The process gases of Si2H6 and GeH4 were
used with AsH3 as the n-type dopant. Virtual substrates were
grown at 800 oC with the active regions grown at 550 oC to
reduce Ge diffusion. Typical growth parameters can be found
in [24]. The virtual substrates consisted of 1.5 µm graded
SiGe followed by 1 µm of constant composition Si1−yGey
doped with As to 1017 cm−3 with Ge contents of y=0.15 and
0.20. The temperature was then reduced to 550 oC before
a constant Ge composition undoped spacer of 50 nm was
Fig. 1. The drain-current as a function of source-drain voltage for gate
overdrive voltages of 0.5, 1.5 and 2.5 V. All devices have a lithographic gate
length of 0.3 µm and 5 µm width and all measurements are dc.
then grown followed by the channel layers. The thickness of
this spacer layer was chosen after modelling the As diffusion
during the high thermal budget fabrication process to produce
a retrograde doping proﬁle for the n-type wells. N-type dopant
diffusion of As and P in SiGe is known to be larger than that
in bulk Si [25] but there is little accurate data in the literature
for the diffusivity of n-type dopants in SiGe. Therefore the
setback of the dopant was modeled using diffusion data for
Si [26]. All process steps with thermal anneals above 400 oC
were included in the diffusion modeling. Simulations indicate
that a 50 nm spacer will result in a channel doping of less than
1016 cm−3 whilst providing good subthreshold characteristics.
On the Si0.85Ge0.15 virtual substrate a 20 nm i-Si layer was
grown and a 17 nm i-Si on the Si0.8Ge0.2 virtual substrate.
Both these tensile strained-Si layers are below the Matthews
and Blakeslee critical thickness [27] and should therefore be
stable to high temperature processing [28][29]. The buried
channel device was grown on top of a Si0.85Ge0.15 virtual
substrate and consisted of a 50 nm undoped Si0.85Ge0.15
spacer, a 10 nm undoped compressively-strained Si0.7Ge0.3
channel and a 10 nm undoped tensile-strained Si cap. This
cap thickness was chosen after a number of simulations to
calculate the consumption of the cap through cleans, thermal
oxide growth and also Ge diffusion [30] from the Si0.7Ge0.3
channel. At least 2 nm of Si cap should remain after the
devices have been processed. This is especially important as
any Ge incorporated into the oxide would create defect states
or result in Ge pileup at the SiO2 interface increasing the
interface trapped charge density and reducing the transistor
performance [31][32].
Device fabrication followed the process ﬂow of a high-
thermal budget 0.25 µm CMOS process [14][23]. Si control
wafers were also processed after the n-well was implanted
using a three stage phosphorus implant of 4×1012 cm−2 dose
at 400 keV, 2×1013 cm−2 dose at 280 keV and 2×1012 cm−2
dose at 70 keV. Modelling was used to design the well implant
to be nominally identical to the well doping in the as-grown
heteroepitaxial material. It should be noted that Si wafers with
epitaxially grown doping proﬁles demonstrated near identical
performance to the present Si control implanted well wafers
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Fig. 2. The subthreshold plots for the Si control, strained-Si on Si0.8Ge0.2
and buried channel devices. All devices have a lithographic gate length of 0.3
µm and 5 µm width.
substrates at any stage was undertaken as previous results
have demonstrated signiﬁcantly higher mobilities [14][23] than
CMP polished substrates[13][20]. As CMP is likely to produce
off-cut surfaces when the growth and relaxation processes are
considered [34], non CMP substrates should be expected to
produce higher mobilities [35]. A thermal gate oxide was
grown at 800 oC followed by an anneal in a N2 atmosphere.
Source and drain implants using high doped drain (HDD) and
low doped drain (LDD) structures with Si3N4 spacers were
activated with a 1020 oC rapid thermal anneal and a full
titanium salicide process was used. Oxide thicknesses of 4.5
nm were extracted from C-V characteristics of 300×300 µm
MOS capacitors.
III. ELECTRICAL RESULTS
Fig. 1 shows the measured drain current, Ids as a function
of source-drain bias Vds for as-drawn 0.3 by 5 µm (Lg by
W) devices at three values of gate overdrive |Vg − Vt| where
Vg is the gate voltage and Vt is the threshold voltage. On-
current enhancements are observed for each of the strained-
Si devices including the buried channel over the bulk Si
controls. At |Vg − Vt| = −Vds = 2.5 V, Ids for the strained-
Si surface channel device on Si0.85Ge0.15 exceeds that of
the control by 50%, whereas for the strained-Si device on
Si0.8Ge0.2 the enhancement is 60%. The enhancements are
higher at lower gate overdrive (|Vg − Vt| = 1.5 V) due to
the result of reduced self-heating in the strained-Si devices
[36] since only dc measurements of devices are presented in
this paper. It is apparent from Fig. 1, however, that the current
drive performance is considerably lower for the buried channel
device than for the surface channel strained-Si devices. Ids
enhancements of the buried channel device over the Si control
of 38% at -1.5 V and 21% at -2.5 V are observed.
The subthreshold Ids versus |Vg − Vt| characteristics for the
same strained-Si (20%), buried channel and control devices
are plotted in Fig. 2. All the devices exhibit on-current/off-
current ratios of at least seven orders of magnitude, suggesting,
together with the extracted values of subthreshold slope, S
that electrostatic integrity is not seriously compromised in the
strained-Si devices. The strained-Si and buried channel devices
Fig. 3. The effective channel length as extracted by the shift and ratio
technique versus the drawn or lithographic gate length for the 4 different
wafers.
actually have better subthreshold slopes that the Si control
devices.
IV. EFFECTIVE CHANNEL LENGTH
The plotting of performance parameters as functions of
lithographic gate length, Lg, however, can be misleading
especially for submicron LDD MOSFETs. In such cases,
the effective channel length Leff is normally taken as the
independent variable rather than Lg in comparing channel-
length dependent performance parameters [37]. Particularly in
LDD structures, the lateral straggle in the source and drain
doping can actually cause Leff to increase signiﬁcantly with
respect to Lg, as can a retrograde, setback or modulation
doping proﬁle [37]. Furthermore, Leff may exhibit a strong
dependence on gate bias at low gate overdrives |Vg − Vt|
because of the virtual channel which forms in the LDD regions
under or close to the gate contact [38]. The diffusivities of
dopants in strained-Si and SiGe are expected to be higher
than in bulk Si especially for the p-type implant boron used
for the Ohmic contacts [39], possibly leading to different
LDD and HDD source and drain proﬁles and hence different
metallurgical as well as effective channel lengths. Leff is
effectively a measure of the length over which a gate bias
can invert charge in the substrate to form a channel, and is
also found to be sensitive to the doping proﬁle perpendicular
to the channel; it is found to be signiﬁcantly longer than
the metallurgical gate length in the case of retrograde doping
[37] and for buried channel Si pMOSFETs [40]. In ﬁg. 3 Lg
is plotted against Leff for the Si controls and the surface-
and buried-channel strained-Si devices. The shift and ratio
method for Leff extraction was used and is described in detail
elsewhere [23][37]. For the shortest channel length devices,
Lg is longer than Leff for the strained-Si surface channel
devices, as expected from enhanced source and drain diffusion,
compared with the controls. For the buried channel devices,
Leff is indeed signiﬁcantly higher by approximately 0.2 µm,
as anticipated.
Replotting Fig. 1 for a constant Leff of 0.25 µm is shown
in Fig. 4. For Leff of 0.25 µm, the buried channel device
now has higher performance than the surface strained-Si p-